# SAMSUNG'S MOTION FOR JMOL ON WILLFULNESS (DKT. 580)

KAIST IP US OPPOSITION (DKT. 594) SAMSUNG'S REPLY (DKT. 603) KAIST IP US SURREPLY (DKT. 620)

# Case 2:16-cv-01314-JRG, Document 665-1 Filed 07/26/19 Page 2 of 68 PageID #: 37124 Copying and Reckiessness

	T.S. Park knew of Korean application
	Dkt. 494 (6/13/18 PM), at 41:10-12; see also Dkt. 547-7 at 9:13-23
2002 – 2003	Kinam Kim (CEO) & Donggun Park (VP) aware of patent filing
	Dkt. 488 (6/11/18 PM), at 97:14-21 (citing PX2068), 98:21-99:15 (citing PX1374)
	PX2068 (Kinam Kim email); PX1374 (Donggun Park email)
	Prof. Lee asks Samsung to license
	Dkt. 488 (6/11/18 PM), at 97:5-13
	Samsung invites Prof. Lee to lecture its engineers
<u>2006</u>	
	Dkt. 488 (6/11/18 PM), at 100:20-101:2
	P&IB asks Samsung to license
	Dkt. 489 (6/12/18 AM), at 29:11-15
	Samsung invites Prof. Lee to lecture its engineers
<u> 2011 – 2012</u>	Dkt. 488 (6/11/18 PM), at 102:6-15, 103:16-20; PX1377 (D.W. Kim email)
	Samsung engineers at lawyers instruction review patent
	Dkt. 493 (6/13/18 AM), at 65:21-66:4
	Dongwon Kim reads the patent – does not tell superiors
	Dkt. 494 (6/13/18 PM), at 6:2-15
	> 14nm still in development
<u>2013 – 2015</u>	2 mm sem m development
	Dkt. 494 (6/13/18 PM), at 7:17-8:8; Dkt. 493 (6/13/18 AM), at 48:20-23
	P&IB again asks Samsung to license
	Dkt. 488 (6/11/18 PM) at 99:18-22
	Date of first infringement
	Dkt. 491 (6/12/18 PM), at 212:25-213:3; Dkt. 497 (6/14/18 PM), at 108:14-16

#### Copying

#### Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19), Page 4 of 68 PageID #: 37126 Copying Technology IS WIIITUI

"Marvell's engineers duplicated the technology described in Dr. Kavcic and Dr. Moura's papers . . . [T]he papers are virtually identical to what is described in the patents . . . Marvel's only responses to this robust evidence are that it did not adopt the detailed algorithm laid out in the CMU papers and the written description of the CMU patents and that it obtained its own later patents for . . . a sub-optimal version of Kavcic's detector. Neither response undermines the foregoing evidence."

Carnegie Mellon Univ. v. Marvell Tech. Gp., Ltd., 807 F.3d 1283, 1300 (Fed. Cir. 2015) (internal citations, quotations omitted)

#### Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 5 of 68 PageID #: 37127

#### Dr. Kuhn:

- O. And what is that evidence?
- A. Well, there's a series of presentations that Professor Lee gave to Samsung, and you've heard some discussion on that already. There's two groups of presentations, a 2006 and a 2012 group. And I'm going to be showing some slides, particularly from the 2006 group, that show key features of Professor Lee's design that have been transferred to Samsung through these presentations.

Dkt. 491, June 12, 2018 PM Trial Tr. at 18:10-20

- Q. ... So based on the evidence that you've seen, where does the Samsung design come from?
- A. All the evidence I've seen suggests it came from Professor Lee.

Dkt. 491 (6/12/18 PM) at 20:25-22:1

#### Dr. Subramanian:

- Q. You did no investigation whatsoever as to whether the Defendants in this case copied the '055 patent, fair point?
- A. Yes. I did not testify to that.
- Q. Are there any other independent experts in this case trained in technical matters other than you?
- A. Well, there are. I mean, Dr. Wallace, he did not address copying either, to my understanding.

Dkt. 497, June 14, 2018 PM Trial Tr. at 31:7-25

# Prof. Lee's Design Taken to Samsung Engineers

- Q. After you worked with Professor Lee to build the bulk silicon FinFET at Seoul National University, you discussed the design with your colleagues at Samsung, correct?
- A. Yes, I would believe that I did.
- Q. You shared with Samsung the concept of the Fin being connected to the bulk silicon substrate, correct?
- A. Yes, I did.

Dkt. 494, June 13, 2018 PM Trial Tr. at 40:20-41:1 (T. Park cross)

- Q. In 2011, you made the semiconductor R&D center aware of Professor Lee's '055 patent, correct?
- A. Yes.
- Q. What engineers in Samsung's semiconductor R&D center did you review the '055 patent with?
- A. It was a group of engineers who worked on future process technologies within Samsung's Semiconductor R&D center.

# Samsung Engingers Read Prof. Lee's Korgan Batent and Publications

- Q. You were aware of Professor Lee's Korean patent application as early as September 2002, correct?
- A. That's right, I was.

Dkt. 494, June 13, 2018 PM Trial Tr. at 41:10-12 (T. Park cross)

- Q. Now, you read research that Professor Lee performed relating to bulk FinFET technology, correct?
- **A.** Yes, I read his paper. And there was an occasion that I read his paper.

Dkt. 494, June 13, 2018 PM Trial Tr. at 4:24-5:2 (cross)

# Samsung Points To 2003 Feb of 68 PagelD # 37130

NEWSROOM

Press Resources > Press Release

Samsung Announces Mass Production of Industry's

compared to Samsung's 20nm process technology, this newest process enables up to 20 percent faster speed, 35 percent less power consumption and 30 percent productivity gain.

This ground-breaking accomplishment is a result of Samsung's unparalleled R&D efforts in FinFET technology since the early 2000s. Starting with a research article presented at IEDM (International Electron Devices Meeting) in 2003, Samsung has continuously made progress and announced its technological achievements in FinFET research and has also filed a pool of key patents in the field.



technology, Samsung has strengthened its leadership in 3D semiconductors in both memory and logic semiconductors that addresses the current scaling limitations with planar designs.

Samsung's leading-edge14nm FinFET process will be adopted by its Exynos 7 Octa, then expanded to other products throughout the year.

1463 14nm FinFET, Announces, Mobile Application Processor, Samsung


SHARE

For any issues related to customer service, please go to samsung.com/contactus for assistance.
For media inquiries, please contact hq.comm@samsung.com.

# 2003 TEDWARTICIE Prof. Lee's Omega Design

- Q. And I want to turn to a passage in that document. I believe it's on Page 2. It says: This groundbreaking accomplishment is a result of Samsung's unparalleled R&D efforts in FinFET technology since the early 2000s, starting with the research article presented at IEDM, International Electron Device Meeting in 2003. Do you have knowledge as to whether a bulk FinFET transistor paper was published in 2003 at the IEDM Conference that named Samsung as authors?
- A. I am aware.


Dkt. 488, June 11, 2018 PM Trial Tr. at 104:19-105:8 (Prof. Lee)




- Q. So I want to do two things. First, can you examine static -- can you pull up the title? It says: Bulk FinFET Omega MOSFETs. Do you see that, sir?
- A. Yes, I see it.
- Q. And is that the name that's used in the industry for your '055 patent design?
- A. Yes.
- Q. Who's the senior author on this article?
- A. Iam.
- Q. So in 2015, Samsung issued a press release announcing the commercialization of bulk FinFET technology.
- A. Yes. And the IEDM paper that Samsung points to in the press release is this paper.
- Q. It's the paper on Omega bulk MOSFETs that you're the senior author on?
- A. Correct.

Dkt. 488, June 11, 2018 PM Trial Tr. at 105:17-106:8 (Prof. Lee)

# Prof. Lee's Umega Design = Page 10 of 68 PageID #: 37132 tion





#### **Prof. Lee testified:**

- Q. Can you turn to PX-1302. Is this the -- an IEDM paper from 2003?
- A. Yes, it is.
- Q. Do you recognize this document?
- A. Yes. This is a 2003 IEDM paper that I wrote with Samsung. So this is a joint publication between Samsung and me in 2003. And a copy of my design, which is stated in my patent specification, is implemented here.

Dkt. 488, June 11, 2018 PM Trial Tr. at 105:9-16

#### Published Design Practices U55 Pagell #: 37133

#### A 40 nm Body-Tied FinFET (OMEGA MOSFET) Using Bulk Si Wafer

Tai-su Park, Euijoon Yoon, and Jong-Ho Lee\*

School of Materials Science and Engineering, Seoul National University, Shillim-Dong, Seoul, 151-744, Korea (ROK) \*School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Korea (ROK) Phone: 82-2-880-5459 (ext. 234), Fax: 82-2-887-6575, e-mail: tpark828@snu.ac.kr

OS CVD SiO2 spacer of 30 nm (20 keV and 3x1015/cm2) were

s of the OMEGA MOSFET nd the partial wet etching, and

I<sub>d</sub>-V<sub>25</sub> and I<sub>d</sub>-V<sub>ds</sub> characteristics OMEGA NMOSFET. Substrate substhreshold swing in low V<sub>p</sub>

and needs the optimization of gate bias although SCE

re investigated, and the device cossfully. Optimization of

ng on. The OMEGA MOSFET

Toch. Dig., p. 421, 2001.

M Tech. Dig., p. 437, 2001 0005325, Jan. 2002.

PX0669

- Q. Now, are you aware that Professor Lee's [sic] successfully made a working version of his invention?
- working version of this device. That's confirmed by Dr. Park whose testimony says between the end of 2001, early 2002, the device was made at Seoul National University, which we'll typically call SNU. And over on the right-hand side here in PX-0669 is a paper that describes that early device, and you can see a picture of that device or a simulated picture of that device in the paper.
- Q. Now, does this -- does this paper describe Professor Lee's device?
- Yes.
- Q. And does it describe the successful fabrication of that device?
- A. Yes.

A. Yes. I understand from Professor Lee that by April of 2002, he had made a

Dkt. 489, June 12, 2018 AM Trial Tr. at 65:11-66:2 (Dr. Kuhn)

# Published Design Practices U55 PageID#: 37134 Published Design Practices U55 Patent

#### Fabrication of Body-Tied FinFETs (Omega MOSFETs) Using Bulk Si Wafers

T. Park\*\*, S. Choi\*, D. H. Lee\*, J. R. Yoo\*, B. C. Lee\*, J. Y. Kim\*, C. G. Lee\*, K. K. Chi\*, S. H. Hong\*, S. J. Hyun\*, Y. G. Shin\*, J. N. Han\*, I. S. Park\*, U.I. Chung\*, J. T. Moon\*, E. Yoon\*, and J. H. Lee\* \* Semiconductor R&D Center, Samsung Electronics Co., Ltd., Kiheung, Korea School of Materials Science and Engineering, Seoul National University, Seoul, Korea School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Korea

Nano scale body-tied FinFETs have been firstly fabr

- Now, are you aware of any other later attempts to make Professor Lee's invention?
- Yes. I understood Samsung followed up with its own fabrication. Again, I cite Dr. Park from Samsung. And that particular device, which I'm going to call the VLSI device to distinguish it from the other one, was completed after July of 2002. And a paper representing that device is PX-0191. We've seen this paper before. I'm going to call this the VLSI 2003 paper.

Dkt. 489, June 12, 2018 AM Trial Tr. at 66:12-22 (Dr. Kuhn)

Q. And in this paper, both Samsung and Professor Lee are calling his invention the body-tied FinFET?

That's correct. Or the alternative name of Omega MOSFET.

Dig., p. 247, 2002. p. 255, 2002.

KAIST-019584


Dkt. 489, June 12, 2018 AM Trial Tr. at 67:13-16 (Dr. Kuhn)

#### Published Design Practices U55 Pagell #: 37135

10A-3 Fabrication of Body-Tied FinFETs (Omega MOSFETs) Using Bulk Si Wafers Fabrication of Body-Tied FinFETs (Omega MOSFETs) Using Bulk Si Wafers T. Park\*\*, S. Choi\*, D. H. Lee\*, J. R. Yoo\*, B. C. Lee\*, J. Y. Kim\*, C. G. Lee\*, K. K. Chi\*, S. H. Hong\*, S. J. Hyun\*, Y. G. Shin\*, J. N. Han\*, I. S. Park\*, U.I. Chung\*, J. T. Moon\*, E. Yoon\*, and J. H. Lee\*

Semiconductor R&D Center, Samsung Electronics Co., Ltd., Kiheung, Korea School of Materials Science and Engineering, Seoul National University, Seoul, Korea School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Korea Keywords: FinFET, omega, MOSFET, bulk, DIBL, SCE (b) shows that top corners of the fin were rounded because of the isotropic etching, which lead to the skage along the side-channel. As shown I now want to look at PX 671. Do you recognize this document? gate poly-Si obtained by the narrow SN hoto-lithography and etching. micrographs in Fig. 3 show that process Yes. This is a first of a series of papers co-authored with Samsung. id swing distribution of the Ω MOSFETs e conventional DRAM cell transistors It FET has much lower values and smaller And here Samsung makes a copy of my patented technology. es of the transistors are compared as dOSFET shows very small derendency The title is -- says Body-Tied Omega MOSFET; is that correct? ne with the conventional DRAM cell noth. It is mainly due to fully depleted n between the fin body and the exide. Drain Induced Barrier Lowering (DIBL) Correct. with the  $\Omega$  MOSFET while the nsistor shows 108 mV/V. (Fig. 7) show that the Ω MOSFET Is this the same as the title you use in your original papers? in high Vne whereas the conventional ns (Fig. 8) illustrate one of the MOSFETs. The O MOSFET shows Correct. entional DRAM cell transistor, which field perturbation by both gates. demonstrate reasonable lp-VGs and lplayer was deposited with the thickness of 50 nm, and the remaining VDs characteristics of the Omega MQSFET with the gate oxide of the trenches were filled with HDP CVD SiOs CMP was thickness of 2 nm and channel length of 60 nm. Top fin width, Dkt. 488, June 11, 2018 PM Trial Tr. at 93:15-25 (Prof. Lee) performed until the SiN layer was opened. Top portion of the SiN bottom fin width, and fin height are around 30 nm, 61 nm, and 99 layer was etched in a phesphoric acid solution, sacrificial oxide am, respectively. was grown, and ion implantation steps for well formation, isolation World's first body tied FinFETs (Omega MOSFETs) on bulk punchthrough stopping, channel punchthrough stopping, and 2 er were fabricated and their outstanding demonstrated. By slight modification, How does the design in this joint paper relate to your patent? Q. sected to be a promising candidate for knowledgment upported by Tera Level Nanodevices It is one of the designs covered in my '055 patent. DM Tech. Dig., p. 247, 2002. wafers went through a Chemical Dry Etching (CDE) process to [2] B. Yu et al., IEDM Tech. Dig., p. 251, 2002. trim the gate length down to 60 nm. After P+ ions for LDD were Dkt. 488, June 11, 2018 PM Trial Tr. at 95:10-12 (Prof. Lee) [3] F.-L. Yang et al., IEDM Tech. Dig., p. 255, 2002. 4-89114-033-X 2003 Symposium on VLSI Technology Digest of Technical Papers KAIST-035806 PX0671 PX0671.1

# Published Design Practices USS Parls 137136



Dkt. 488, June 11, 2018 AM Trial Tr. at 89:24-90:12 (Prof. Lee)

#### Published Design Practices U55 Patent

Simulation Study of a New Body-Tied FinFETs (Omega MOSFETs) Using Bulk Si Wafers

Jong-Ho Lee, Tai-su Park<sup>1</sup>, Euijoon Yoon<sup>1</sup>, and Young June Park<sup>2</sup>

School of Electrical and Electronic Engineering, Kyungpook National University, Daegu, 702-701 Korea

<sup>1</sup>School of Materials Science and Engineering, Seoul National University, Seoul, 151-744, Korea

<sup>2</sup>School of Electrical Engineering, Seoul National University, Seoul, 151-744, Korea

Q. Can you turn to PX-1304? What is this document?

- A. This is a paper of a simulation implementing the design in my '055 patent invention.
- Q. Can you turn to the second paragraph of the introduction section? It says: In this paper, we propose a new body-tied FinFET. Why did you call the device a body-tied FinFET?
- A. Because the outline of the body resembled the Greek letter Omega.
- Q. Is the phrase "Omega body-tied FinFET" used in the field to describe your '055 patent design?
- A. Yes.


the 11 MONPHER. The freed of V<sub>1</sub> and DBM.

Why, can be equitated in [4].

Very and the SS very experience of V<sub>1</sub> and DBM.
Very and the SS very experience of V<sub>1</sub> and DBM.
Very and the SS very experience of V<sub>1</sub> and V<sub>2</sub> and V<sub>3</sub> and V<sub>4</sub> and V

Dkt. 488, June 11, 2018 PM Trial Tr. at 88:23-89:13 (Prof. Lee)

# Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 16 of 68 PageID #: 37138 EVIGENCE: Aware of Patent Filings



#### Case 2:16-cv-01314-JRG Pocument 665-1 Filed 07/26/19 Page 17 of 68 PageID #: 37139

- MR. SHEASBY: I want to turn to PX-1624 (sic), Page 5, Mr. Negrete, and I want to pull up Figure A.
- Q. (By Mr. Sheasby) Can you describe what's being depicted in Figure A?
- A. Figure A depicts a Fin that is connected to the substrate, and it becomes wider as it goes toward the substrate.
- Q. Is the top rounded?
- A. The top corners are rounded.
- Q. So the original FinFET device that was made, the Fin was not rectangular. It widened as it went to the substrate and was rounded at top; is that correct?
- A. Correct.
- Q. In your patent, do you -- do you describe a technique called chamfering?
- A. Yes.
- Q. What is chamfering?
- A. Chamfering is rounding the top corners of the Fin.
- Q. In your patent, do you describe making the Fin wider as it approaches the substrate?
- A. Yes.

Dkt. 488, June 11, 2018 AM Trial Tr. at 90:13-91:8 (Prof. Lee)

# Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 18 of 68 PageID #: 37140

2006	First 2006 invitation from Samsung – email from Yong-Seok Lee
	Dkt. 488 (6/11/18 PM) at 100:2-10 (discussing PX1375)
	Dkt. 488, June 11, 2018 AM Trial Tr. at 89:24-90:12 (Prof. Lee)
	Dkt. 488, June 11, 2018 PM Trial Tr. at 88:23-89:1, 93:15-94:1-15, 95:10-12, 100:2-101:12 (Prof. Lee)
	Dkt. 489, June 12, 2018 AM Trial Tr. at 66:12-15, 66:20-22, 67:13-16 (Dr. Kuhn)
	Second 2006 invitation from Samsung
	Dkt. 488 (6/11/18 PM) at 100:20-101:2
	"3-D MOSFETs for Nano-Scale CMOS Technology with Emphasis on DRAM Application"
	PX0899 (2006 presentation) at 9 (NanoMES paper, PX0669, and Physica E paper, PX0624), 10 (VLSI paper), 13, 27 (nonoverlapping gate), 20-21 (chamfering)
	"Bulk FinFETs for DRAM Application"
	PX1608 (2006 presentation), at 9 (NanoMES paper, PX0669, and Physica E paper, PX0624), 10 (VLSI
	paper), 19 (wall-shape fin and fin widening), 37 (nonoverlapping gate), 64 (chamfering)
2012	First 2012 invitation Samsung – email request from D.W. Kim
	Dkt. 488 (6/11/18 PM) at 102:6-15 (discussing PX1377)
	Dkt. 488, June 11, 2018 PM Trial Tr. at 102:6-15, 102:25-103:6, 103:7-103:24 (Prof. Lee)
	Second 2012 invitation from Samsung
	Dkt. 488 (6/11/18 PM) at 103:16-24
	"Understanding of FinFETs"
	PX0878 at 24 (noting "Korea/USA patent"), 42 (source/drain junction depth), 46-47 (fin
	widening), 61 (quoting chamfering claim 15)
	"Bulk FinFETs for 14 nm Logic Technology Node: Critical Issues & Challenges"
	PX0856 at 6 (source/drain junction depth), 7 (wall-shape fin), 14 (chamfering), 19 (selective
	epitaxy), 20-26 (fin widening), 49-54 (contact resistance)

#### Case 2:16-cv-01314-JRG . Document 665-1 Filed 07/26/19 Page 19 of 68 PageID #: 37141 2006: Invited Prof. Lee Presentation

Lee

From Yong-seok mailto:ys1407.lee@samsung.com]

Sent: Friday, February 10, 2006 9:47 AM

To: jongho@ee.knu.ac.kr

Subject: SEMICON KOREA 2006 Request for Material

Hello professor, how are you?

This is Lee Yong-seok who is in charge of the next generation products such as FinFET and CTF at the Semiconductor Memory Project Division at Samsung Electronics Co., Ltd. I am sending you this mail for nothing else but to ask you a favor to send me PPT material on '3D MOSFETs for Nano-scale CMOS Technology'

that you presented at SEMICON KOREA 2006 on February 8.

It is to utilize in the analysis work to be proceeded in the future.

I also attended S3 and listened to your presentation...^^

Then have a good day now...

Please do me a favor...



#### Case 2:16-cv-01314-JRG . Document 665-1 Filed 07/26/19 Page 20 of 68 PageID #: 37142 2006: Invited Prof. Lee Presentation

From Yong-seok Mailto:ys1407.lee@samsung.com]
Sent: Friday, February 10, 2006 9:47 AM
To: jongho@ee.km.ac.kr
Subject: SEMICON KOREA 2006 Request for Material

Hello professor, how are you?

This is Lee Yong-seok who is in charge of the next generation products such as FinFET and CTF at the Semiconductor Memory Project Division at Samsung Electronics Co., Ltd.
I am sending you this mail for nothing else but to ask you a favor to send me PPT material on '3D MOSFETs for Nano-scale CMOS Technology'
that you presented at SEMICON KOREA 2006 on February 8.
It is to utilize in the analysis work to be proceeded in the future.
I also attended S3 and listened to your presentation...^^
Then have a good day now...
Please do me a favor...

Please do me a favor...

Mr. Sheasby: Let's pull up 1375.

- Q. (By Mr. Sheasby) Do you recognize this document?
- A. This is an email from a Samsung engineer. He is asking for my bulk FinFET presentation material.
- Q. And this is dated February 2006; is that correct?
- A. Correct.
- Q. And he states he's in charge of next generation products such as FinFET?
- A. Correct.

Dkt. 488, June 11, 2018 PM Trial Tr. at 100:2-10 (Prof. Lee)

- 3-D MOSFETs for Nano-Scale CMOS Technology with Emphasis on DRAM Application
  - Jong-Ho Lee

jongho@ee.knu.ac.kr
School of EECS and National Education Center for Semiconductor Technology
Kyungpook National University, Daegu, 702-701 Korea

Nanosystems Lab


Semicon Korea '06

Jong-Ho Lee

- Q. And can you turn to PX-899 -- PX-899, please? Do you recognize this document?
- A. This is the presentation that I sent to the Samsung researcher.

Dkt. 488, June 11, 2018 PM Trial Tr. at 100:11-14 (Prof. Lee)

#### Case 2:16-cv-01314-JRG .Document 665-1 Filed 07/26/19 Page 21 of 68 PageID #: 37143 2006: Invited Prof. Lee Presentation



- Q. I'd now like to turn to PX-1608. Do you recognize this document?
- A. Yes. This is a presentation material that I used when I provided a lecture after being invited from those at Samsung Electronics in 2006.
- Q. Do you know who attended this presentation?
- A. Many engineers working on various chips at Samsung participated.

Dkt. 488, June 11, 2018 PM Trial Tr. at 100:20-101:2 (Prof. Lee)

#### Presentations Reference Lee Publications

#### AIST IP US LLC, v. SAMSUNG PX1608 First Bulk FinFET in the World Gate Poly-Si Etching As+, 20 keV 3x1015/cm2, 2 Fin Drain Current (A) $V_{DS} = 0.1 V$ 40 nm 25 nm Poly-Si SpotMagn Det WD | 3.0 400000x SE 14.8 ---- Vbs = 0 V MP and \_o\_ Vbs = -1 V artial etch-back --△-- Vbs = -2 V Top Si Width 25 nm 10 -10 Bottom Si Width 100 nn 0.5 0.0 1.0 1.5 -0.5Si Fin Height 230 nm Gate Voltage (V) I<sub>D</sub>-V<sub>GS</sub> Characteristics of 40 nm bulk N FinFET Oxide \* T. Park et al., SNU/KNU, Nanomeso3 2003 Si \* T. Park et al., SNU/KNU, Physica E19, p.6, 2003 Nanosystems Lab Jong-no Lee

#### Case 2:16-cv-01314-JRG .Document 665-1 Filed 07/26/19 Page 23 of 68 PageID #: 37145 2012: Invited Prof. Lee Presentation

--- Original Message ---

From: "Kim Dong-won" < timo.kim@samsung.com>

To: jhl@snu.ac.kr

Date: 2012/01/17 Tuesday am 10:16:31

Subject: Request for a lecture at Samsung regarding FinFET

Professor Lee Jong-ho;

How are you?

This is Master Kim Dong-won of Samsung Semiconductor.

How have you been doing? I think I haven't seen you since I saw you at Kyungpook University in 2009.

I am contacting you to ask you to give a lecture regarding FinFET

and I am contacting you by mail first

because the only contact information I have is Kyungpook National University and I couldn't contact you over the internet call.

Please contact me when you have time.

\_\_\_\_\_

Dong-Won Kim, Ph.D.

Master

Logic Lab / Semiconductor R&D

Samsung Electronics Co. LTD.

OFFICE: 82-31-208-1260


PCS: 82-10-7900-8236

E-MAIL: timo.kim@samsung.com

\_\_\_\_\_\_



#### Case 2:16-cv-01314-JRG . Document 665-1 Filed 07/26/19 Page 24 of 68 PageID #: 37146 2012: Invited Prof. Lee Presentation



oul National University

PX0879

miconductor Materials

Dkt. 488, June 11, 2018 PM Trial Tr. at 102:25-103:6 (Prof. Lee)

#### Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 25 of 68 PageID #: 37147 2012: Invited Prof. Lee Presentation



- Q. Did Samsung ask you to give any other presentations after this one in 2012?
- A. Yes, I was invited to lecture at the Samsung forum on 14-nanometer bulk FinFET design. Many Samsung executives and researchers participated in the Samsung forum.
- Q. And is that -- is PX-856 the presentation you gave?
- A. Yes, it is.
- Q. And this was in 2012; is that correct?
- A. Correct.

PX0856
Cose No. 2:18-CV-31314-JRG-RSP

Dkt. 488, June 11, 2018 PM Trial Tr. at 103:16-24 (Prof. Lee)

#### Presentations Reference Lee Publications

#### AIST IP US LLC, v. SAMSUNG PX1608 First Bulk FinFET in the World Gate Poly-Si Etching As+, 20 keV 3x1015/cm2, 2 Fin Drain Current (A) $V_{DS} = 0.1 V$ 40 nm 25 nm Poly-Si SpotMagn Det WD | 3.0 400000x SE 14.8 ---- Vbs = 0 V MP and \_o\_ Vbs = -1 V artial etch-back --△-- Vbs = -2 V Top Si Width 25 nm 10 -10 Bottom Si Width 100 nn 0.5 0.0 1.0 1.5 -0.5Si Fin Height 230 nm Gate Voltage (V) I<sub>D</sub>-V<sub>GS</sub> Characteristics of 40 nm bulk N FinFET Oxide \* T. Park et al., SNU/KNU, Nanomeso3 2003 Si \* T. Park et al., SNU/KNU, Physica E19, p.6, 2003 Nanosystems Lab Jong-no Lee

#### Presentations Reference Lee Publications


#### First Bulk FinFET in the World


Oxide

Si

290 nm









#### Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19, Page 28 of 68 PageID #: 37150 Presentations Refer to Patent Claims


# Understanding of FinFETs Jong-Ho Lee Jhl@snu.ac.kr School of EECS and ISRC, Seoul National University Semiconductor Materials and Device Laboratory





# Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 29 of 68 PageID #: 37151 Presentations Describe Patented Design






MR. SHEASBY: And can you turn to Page 7 of this document, Mr. Negrete?

- Q. (By Mr. Sheasby) What is this page depicting?
- A. This is explaining the general advantages of bulk FinFET over the alternative which is silicon-on-insulator FinFET.


Dkt. 488, June 11, 2018 PM Trial Tr. at 100:15-19 (Prof. Lee)

PX0899.7

#### Fin shape




#### Source/Drain Junction Depth (Claims 11 and 12):




#### **Enlarging Fin Active Region (Claim 13):**





#### **Enlarging Fin (Claim 13) and Chamfering (Claim 15):**




importance of that. And also, it is showing techniques of chamfering, in

other words, rounding the top corners of the Fin.

Dkt. 488, June 11, 2018 PM Trial Tr. at 103:7-15 (Prof. Lee)


#### Wall-shape (All Claims) and Enlarging Fin (Claim 13):



# Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 35 of 68 Page D #: 37157 Presentations Describe Patented Design

#### Wall-shape (All Claims) and Enlarging Fin (Claim 13):






- Q. All right. Can you turn to Page 18 of this document? What is on the left-hand side of this document?
- A. This is the Fin that Samsung made copying my design.

•••

- Q. What is the right-hand side, Professor?
- A. The right-hand side is the Fin that was made at our laboratory under my direction. The Fin is more advanced. It's taller and thinner, and the Fin body widens as it goes toward the substrate.

Dkt. 488, **June 11, 2018 PM Trial Tr.** at 101:3-12 (Prof. Lee)

#### **Nonoverlapping Gate (All Claims):**



# Samsung Did Not Independently Design

#### D.W. Kim's conclusory testimony:

"[W]hen I look at the technology of our 14-nanometer products and based on that when I look at the ['055] patent, there was no relevance whatsoever."

Dkt. 493 (6/13/18 AM), at 111:2-5.

#### **CONTRADICTED BY:**

Former Samsung engineer Tai-Su Park admitted that he took Prof. Lee's designs and presented them to Samsung.

Dkt. 494 (6/13/18 PM), at 40:20-41:1

D.W. Kim admitted that he reviewed Prof. Lee's publications when he began working on commercial FinFET designs at Samsung.

Dkt. 494 (6/13/18 PM), at 4:24-5:2

Samsung engineers repeatedly accessed Prof. Lee's research throughout the development process.

### **Jury Properly Found No Good Faith**

### Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 39 of 68 PageID #: 37161 EVICENCE: NO INVESTIGATION

QUESTION: Did Samsung every provide a technical explanation as to why it did not infringe the '055 patent?

ANSWER: Although I cannot give you a very definitive answer to that, with respect to infringement or not, in order to tell that there are - - that a certain patent is infringed or not, we would have to explain our products, but that would be a confidential information. So I think we would not have given a very specific answer to that effect. For example, this is not infringed because of this and this and that. We would not have given such answers.


Dkt. 493, June 13, 2018 AM Trial Tr. at 67:3-13 (Jong-soo Seo)

## Dongwon Kim's Trial Testimony Contradicted

Samsung noninfringement argument:

→ Not a double-gate

#### **CONTRADICTED** by Samsung Own Documents



### Dongwon Kim's Trial Testimony Contradicted

#### Samsung noninfringement argument:

→ No wall-shape Fin

CONTRADICTED by: Samsung engineer Heedon Jeong

QUESTION: Now, the Fin active region in the 14-nanometer devices is

on the surface of the bulk silicon substrate, correct?

ANSWER: Yes.

QUESTION: It's a wall-shape single crystalline silicon?

ANSWER: Yes, that's a single crystalline.

QUESTION: The answer to my question is yes, then?

ANSWER: Yes.

Dkt. 493, June 13, 2018 AM Trial Tr. at 47:21-48:4

### Dongwon Kim's Trial Testimony Contradicted

#### Samsung noninfringement argument:

→ No separate first oxide layer, it is only one continuous layer

#### **CONTRADICTED by:**

#### Dr. Subramanian testified the opposite

- Q. In fact, the specification describes the first oxide layer and gate oxide layer as different regions of one continuous layer that surrounds the Fin active region, fair?
- A. Yes, generally that's a fair description.
- Q. Is it -- is it a fair description, yes or no?
- A. Yes, I think so.

Dkt. 496, June 14, 2018 AM Trial Tr. at 86:15-20 (cross)

#### Samsung engineer Heedon Jeong testified the opposite

- Q. And so just like in that figure, it's depicting one continuous - continuous oxide layer on all three sides of the Fin, correct?
- A. Correct.

Dkt. 493, June 13, 2018 AM Trial Tr. at 43:9-12

### Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 43 of 68 PageID #: 37165

10A-3

#### Fabrication of Body-Tied FinFETs (Omega MOSFETs) Using Bulk Si Wafers

T. Park\*\*, S. Choi\*, D. H. Lee\*, J. R. Yoo\*, B. C. Lee\*, J. Y. Kim\*, C. G. Lee\*, K. K. Chi\*, S. H. Hong\*, S. J. Hyun\*, Y. G. Shin\*, J. N. Han\*, I. S. Park\*, U.I. Chung\*, J. T. Moon\*, E. Yoon\*, and J. H. Lee\*, Semiconductor R&D Center, Samsung Electronics Co., Ltd., Kiheung, Korea School of Materials Science and Engineering, Seoul National University, Seoul, Korea
School of Electronic and Electrical Engineering, Kyungpook National University, Daega, Korea

Nano scale body-tied FinFETs have been firstly fabricated. They have fla top width of 30 nm, fin bottom width of 61 nm, fin height of 99 nm, and gate length of 60 nm. This Omega MOSFET shows excellent transistor characteristics, such as very low subthreshold swing, Drain Induced Barrier Lowering (DBL) of 24 mV/V, almost no body bias effect, and orders of magnitude lower I<sub>SUB</sub>/I<sub>D</sub> than planar type DRAM cell transistors.

#### Keywords: FinFET, omega, MOSFET, bulk, DIBL, SCE Introduction

FinFETs have been on focus among the double-gate transistors because of the compatibility with the conventional device manufacturing process. So far, FinFETs have been demonstrated on SOI substrates (e.g., [1] and [2]) to overcome problems associated with Short Channel Effect (SCE). However, heat transfer problem and high wafer cost necessitate the device development on conventional bulk Si wafers.

In this work, we propose a new body-tied FinFET based on bulk Si wafers, and report the fabrication procedure and the physical and electrical characteristics of this device. Because the body shape resembles Greek letter Omega (Ω), we call the device Omega MOSPET [3].

#### Experimental

A 3-dimensional view of the O MOSFET schematic is shown in Fig. 1. The fin body is directly connected to the substrate. Processes to fabricate the device are explained briefly as follows.

On p-type (100) wafers, an anti-reflective layer and a photo resist were coated, and a 120 nm design-ruled KrF photolithography step was performed to define active regions. Trenches were etched with the depth of 300 sm. After removing the antireflective layer and the photo resist, a thermal oxidation with the thickness of 35 nm was carried out. The thermal oxide was completely eached in a diluted HF solution, leaving thin fins standing vertically in which the channel and the S/D are formed.

A thermal oxide with the thickness of 5 nm was grown, a SiN layer was deposited with the thickness of 50 nm, and the remaining of the trenches were filled with HDP CVD SiO<sub>2</sub>. CMP was performed until the SiN layer was opened. Top portion of the SiN layer was etched in a phosphoric acid solution, sacrificial oxide was grown, and ion implantation steps for well formation, isolation punchthrough stopping, channel punchthrough stopping, and 2 times of channel threshold voltage adjustment were performed.

The SiN layer was additionally recessed with the deeth of 100 nm and fin sidewalls were opened. After removing the thermal SiO2, 2 nm and 4 nm thicknesses of gate SiO2 were grown on some of the wafers, respectively. Subsequently, an in-situ phospherous doped poly-Si (200 nm) and a 180 nm thick SiN mask layer were

AIST IP US LLC. v. SAMSUNG PX0671 ase No. 2:16-CV-01314-JRG-RSP

so by using the 120 nm etching step. Some of the tching (CDE) process to er P\* ions for LDD were

implanted, 45 nm thick SiN spacer was formed, and also in implantations were performed to dope source/drain regions.

The rest of the process steps were carried out by using the same processes as for the conventional DRAM fabrication.

#### Results and Discussion

Fig. 2 shows SEM micrographs taken after the gate poly-Si etching (a) and the final step (b). As shown in Fig. 2 (a), no poly-Si residue was remained at either side of the recessed region. Fig. 2 (b) shows that top comers of the fin were rounded because of the repetitive oxidation and isotropic etching, which lead to the suppression of possible leakage along the side-channel. As shown in Fig. 2 (b), flat top of the gate poly-Si obtained by the narrow SN region filling helped gate photo-lithography and etching.

Cross-sectional TEM micrographs in Fig. 3 show that process induced defects were not generated.

In Fig. 4, subthreshold swing distribution of the Ω MOSFETs is compared with that of the conventional DRAM cell transistors it is shown that the O MOSFET has much lower values and smaller

Body bias dependencies of the transistors are compared as shown in Fig. 5. The O MOSFET shows very small dependency, whereas the significant one with the conventional DRAM cell transistor at a fixed gate length. It is mainly due to fully depleted fin body by the hetero-junction between the fin body and the oxide.

As shown in Fig. 6, Drain Induced Barrier Lowering (DIBL) of 24 mV/V is obtained with the Ω MOSFET while the conventional DRAM cell transistor shows 108 mV/V.

 $l_D$ -V<sub>BS</sub> characteristics (Fig. 7) show that the  $\Omega$  MOSFET apparently has flat regions in high VDs whereas the conventional DRAM cell transister suffers from SCE.

Isra/In characteristics (Fig. 8) illustrate one of the superiorities of the Omega MOSFETs. The O MOSFET shows much lower Iggs/Io than conventional DRAM cell transistor, which is mainly attributed to drain field perturbation by both gates.

Finally, Figs. 9 and 10 demonstrate reasonable Ip-Vos and Ip-VDS characteristics of the Omega MQSFET with the gate exide thickness of 2 nm and channel length of 60 nm. Top fin width, bottom fin width, and fin height are around 30 nm, 61 nm, and 99

World's first body tied FinFETs (Omega MOSFETs) on bulk Si wafer instead of SOI wafer were fabricated and their outstanding

This work was in part supported by Tera Level Nanodevices Project of MOST in 2002.

[1] J. Kedzierski et al., IEDM Tech. Dig., p. 247, 2002. [2] B. Yu et al., IEDM Tech. Dig., p. 251, 2002.

[3] F.-L. Yang et al., IEDM Tech. Dig., p. 255, 2002.

2003 Symposium on VLSI Technology Digest of Technical Papers

#### Conclusions

device characteristics were demonstrated. By slight modification, the Omega MOSFET is expected to be a promising candidate for the agen era CMOS devices

"World's first body tied FinFETs (Omega MOSFETs) on bulk Si wafer instead of SOI wafer were fabricated and their outstanding device characteristics were demonstrated."

PX0671 (Tai-Su Park, et al., Fabrication of Body-Tied FinFETs (Omega MOSFETs) Using Bulk Si Wafers, 2003 SYMP. VLSI TECH. DIG. 135).

#### **Recklessness**

## Top Samsung Execs Given Opportunity To License

2002 email from Samsung VP Dr. Dong-gun Park to Prof. Lee:

"... we cannot unreasonably pursue what this company cannot do. I think it is my mission to find the most effective way to make profit in the future with a certain budget and to promote technology and to implement it."

2002 email from Samsung CEO Dr. Kinam Kim to Prof. Lee:

"And, as to the patent of double gate that you are doing, it is difficult to do the project at this time."

PX2068

PX1374

# Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 46 of 68 PageID #: 37168 EVIGENCE: DISCUSSIONS W/ Samsung

- Q. Did you interact with any Samsung executives regarding your bulk FinFET invention?
- A. I interacted with Samsung R&D group senior executives, two were Dr. Kinam Kim and Dr. Donggun Park.
- Q. What were your interactions with Kinam Kim?
- A. I spoke about bulk -- bulk FinFET with him, I told him that I had filed a Korean patent, which is the same as the '055 patent, and I urged him to collaborate further in research, and I told him to license the technology.

Dkt. 488, June 11, 2018 PM Trial Tr. at 97:5-13 (Lee)

## Case-2:16-cy-01314-JRG Document 665-1 Filed 07/26/19 Page 47 of 68 PageID #: 37169 EVIGENCE: DISCUSSIONS W/ Samsung

- Q. Can you turn to PX-2068? Do you recognize this document?
- A. This is an e-mail from Dr. Kinam Kim.
- Q. I want to direct your attention to the language at the end. "As to the patent on double-gate that you are doing." Do you know what patent he was referring to?
- A. This is referring to the Korean patent application which is the same as the '055 U.S. patent.

Dkt. 488, June 11, 2018 PM Trial Tr. at 97:14-21 (Prof. Lee)

### Case 2:16-cy-01314-JRG Document 665-1 Filed 07/26/19 Page 48 of 68 PageID #: 37170 EVICENCE: KINAM KIM EMAILS

From: kkn0414@samsung.co.kr [mailto:kkn0414@samsung.co.kr]

From: kkn0414@samsung.co.kr [mailto:kkn0414@samsung.co.kr]

Sent: Monday, April 1, 2002 9:50 AM

To: jongho@ee.knu.ec.kr

Subject: (Repy) Greetings and Inquiry

a convenient time, please send it to me. Let me check.

And, as to the patent of double gate that you are doing, it is difficult to do the project at this time. The projects beginning this year have been evaluated already, so it might be possible to start anew only next year. I think it is good to discuss it again then.

Have a nice week.

Best wishes

Kinam Kim

And, as to the patent of double gate that you are doing, it is difficult to do the project at this time. The projects beginning this year have been evaluated already, so it might be possible to start anew only next year. I think it is good to discuss it again then.

[page number]

### Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 49 of 68 PageID #: 37171 EVIGENCE: Dongun Park emails

----Original Message---From: dgparkl@samsung.co.kr [mailto:dgparkl@samsung.co.kr]
Sent: Monday, November 25, 2002 1:13 PM
To: jongho@ee.knu.ac.kr
Subject: (Reply) Inquiry

company cannot do. I think it is my mission to find the most effective way to make profit in the future with a certain budget and to promote technology and to implement it.

Body Tied Fin FET is a structure that I myself thought about a lot while discussing with DIgh Hisamoto while at Berkeley.

Of course, because I returned home right away, put in charge of DRAM development, I made no real progress.

Of course, I don't have any desire to dispute your position, Professor Lee, on your prior development.

resource problems from the schedule that I originally planned.

At this time, a senior engineer happened to be there, so I thought it would be good to assign the work to Senior engineer Park. Of course I overlooked his status as student, and I think this part was my mistake. I am sorry and I plan to proceed the work independently from now on.

Such a part is the difficulty in the work called joint development.

I am sorry about the patent, but I have never offered any opinion on it, and I think I made my it clear at the last meeting that the patent is not ours as our company did not develop it.

I still don't understand why this issue keeps coming up.

Can't you just register the patent? I don't understand what you are saying at all.

Can't you just register the patent? I don't understand what you are saying at all.

I don't understand why I have to write such a mail spending time like this, but I am sort

[page number]

PX1374

Case No. 2:16-CV-01314-JRG-RSP

### Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 50 of 68 PageID #: 37172 Concealment by D.W. Kim

- Q. When did you next speak with him after that?
- A. That was after my promotion to the position of master, which was in December 2011. And we masters would have -- have the responsibility of providing training to our members. So I invited Professor Jong-Ho Lee to provide a lecture to our junior engineers on that occasion.

Dkt. 493, June 13, 2018 AM Trial Tr. at 104:15-20 (Dongwon Kim)

- Q. Was there something happening in 2012 that made it of interest for you to have somebody come in an speak with junior engineers relating to FinFET technology?
  - A. That's right. That was when we had just provided our PDKs [process design kits] to our customers in -- in December of 2012, right. So we needed lot of engineers to be familiar with the technology for the purposes of 14-nanometer mass production. So the -- the title of the lecture was understanding of FinFET technology.

Dkt. 493, June 13, 2018 AM Trial Tr. at 105:7-13 (Dongwon Kim)

### Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 51 of 68 PageID #: 37173 EVIGENCE: Still in Development

- Q. The shape of the selective epitaxial source/drain layers in the 14-nanometer LPE process was defined in 2011, 2012, and 2013, correct?
- A. It was defined in 2011, and it is something that is subject to change based upon request by customers.
- Q. So when I read from your deposition, Volume 1, 154, 19 through 23.

Question: When did you define this - - when do you define the shape of the selective epitaxial source/drain layers in the 14-nanometer LPE process?

Answer: It is defined - - it was defined over the time period of 2011, 2012, and 2013.

Did I read your testimony correctly?

A. Yes, you did.

Dkt. 494, June 13, 2018 PM Trial Tr. at 7:17-8:8 (Dongwon Kim cross)

### Case 2:16-cv-01314-JRG Document 665-11 Filed 07/26/19 Page 52 of 68 PageID #: 37174

Q. So when I read from your deposition, Volume 1, 154, 19 through 23.

Question: When did you define this - - when do you define the shape of the selective epitaxial source/drain layers in the 14-nanometer LPE process?

Answer: It is defined - - it was defined over the time period of 2011, 2012, and 2013.

Did I read your testimony correctly?

A. Yes, you did.

Dkt. 494, June 13, 2018 PM Trial Tr. at 7:17-8:5 (Dongwon Kim cross)

QUESTION: So the commercial 14-nanometer LPE bulk FinFET design was released to manufacturing some time between 2013 and 2014, correct?

ANSWER: Correct.

Dkt. 493, June 13, 2018 AM Trial Tr. at 48:20-23 (Heedon Jeong)

### Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 53 of 68 PageID #: 37175 EVICE Date of Intringement

- Q. And the hypothetical negotiations with each Defendant in this case would have occurred in late 2015 or early 2015, right?
- A. That's -- that's fair, yes, sir.

Dkt. 491, June 12, 2018 PM Trial Tr. at 212:25-213:3 (Weinstein cross)

- Q. The hypothetical negotiation in this case occurs in early 2015, fair?
- A. I think late '14 and early '15, yes.

Dkt. 497, June 14, 2018 PM Trial Tr. At 108:14-16 (Becker cross)

## Accused Product Still in Development 37176

#### Samsung argues:

D.W. Kim said no copying because "in January 2012, we had already provided our PDKs [process design kits] to our customers, so what that means is the production definition was all completed by then."

Dkt. 493 (6/13/18 AM) at 106:9-11.

#### **CONTRADICTED BY:**

Dongwon Kim admitting 14LPE still being defined through 2013

Dkt. 494 (6/13/18 PM), at 7:17-8:8

Heedon Jeong admitting 14LPE design not released to manufacturing until 2013-2014

Dkt. 493 (6/13/18 AM), at 48:20-23

Samsung admission: "the period of 2011-2013 when Samsung developed the Accused Products."

Dkt. 607 at 12

### **No Judicial Estoppel**

#### Samsung never relied on any promise or implied grant

"The Court concludes that Samsung's decision to proceed with a commercial bulk FinFET transistor was not premised in any way on a reasonable belief that Defendants had rights to use the '055 Patent, or that the '055 Patent would not be asserted against it."

Dkt. 574, CL39

#### BUT THERE IS EVIDENCE that Samsung's engineers copied

### Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 57 of 68 PageID #: 37179 Detendants Ignore Last Sentence

[FF152] "Based on the record before the Court, the Court finds that Defendants have not proven that Samsung relied on the '055 Patent or Professor Lee's statements regarding the patent technology of the 055 Patent when it decided to commercialize the 14nm bulk FinFET technology."

Dkt. 574, FF27

# Court Faund That There Was Design Not To Design Around

[CL40] "Defendants declined to make non-infringing design changes to the bulk FinFET transistor even after P&IB approached them about licensing the patent, despite the fact that there was an opportunity to influence the shape of the source and drain regions of the device."

Dkt. 574

# KAIST Argued No Consideration By Decision makers

- 103. Dongwon Kim did not make the decision to commercialize a bulk FinFET transistor. He testified that the decision was made by the head of the R&D center, Jung Chilhee, in 2010. Dkt. 547-9 (D. Kim Dep. Tr., Vol. 1), at 31:25-32:23.
- 103. Neither *Dongwon Kim, nor any other witness for Defendants, provided any admissible evidence regarding the mental state of the individuals who made the decision to launch the bulk FinFET design in the U.S., their views of <i>Professor Lee's interactions with Samsung, or their views of the '055 Patent*. June 13, 2013 P.M. Trial Tr. 6:2-15 (Dongwon Kim testifying that he worked under Donggun Park and Kinam Kim but did not collect information from them in preparation for testimony). Dkt. 549.

Dkt. 569

## Case-2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 60-of 68-PageID #: 37182 DETENDANTS IVIISQUOTE KAIST FILINGS

#### Samsung's Willfulness JMOL, at 4

"Plaintiff then proposed that the Court find as fact that Samsung "did not consider the '055 Patent when developing the infringing technology," that Professor Lee's presentations "did not influence [Samsung] to develop the 14 nm bulk FinFET design," and that Samsung's "decision makers" likewise did not consider the patent in deciding to "launch the bulk FinFET design in the U.S." Dkt. 569 ¶¶ 95, 99, 101, 104-05."

#### **KAIST's Proposed Findings (Dkt. 569)**

99. Dongwon Kim testified that he did not consider the '055 Patent when developing the infringing technology. Dkt. 547-10 (D. Kim Dep. Tr., Vol. 2), at 314:13-20.

101. Dongwon Kim testified that the 2006 and 2012 presentations prepared by Professor Lee did not influence him to develop the 14 nm bulk FinFET design, much less that it led him to believe that Samsung had rights to the '055 Patent, or that the '055 Patent would not be asserted against Samsung . . . .

# Dongwon Kim Does Not Have Personal Knowledge

31. Dongwon Kim does not state that he has any personal knowledge of this research and, by his own admission, he did not begin working on bulk FinFET until 2003. Dkt. 534-1 (Kim Decl.) ¶ 2.

# KAIST Proposed Findings Of Fact Expressly Allege Pre-Design Knowledge

64. The '055 Patent requires that there be no overlap between the source/drain and gate regions. There is no evidence that Dongwon Kim attempted to design around the '055 Patent by adjusting the shape of the source/drain regions, despite (a) becoming aware of the '055 Patent in 2012 (Dkt. 547-10 (D. Kim Dep. Tr., Vol. 2), at 316:20-25); and (b) reviewing a presentation Professor Lee gave to Samsung in 2012 that included claims from the '055 Patent (Dkt. 547-44 (PX0878), at 62 (KAIST-000446); Dkt. 547-10 (D. Kim Dep. Tr., Vol. 2), at 175:9-18, 270:16-21, 274:5-18, 287:6-11).

# KAISTarapassad Findings Ofatast Expressly Allege Copying

- 10. Tai-Su Park testified that he became aware of the Korean Counterpart Patent application to the '055 Patent in September 2002, and became aware of the '055 Patent in 2011.

  June 13, 2018 P.M. Trial Tr. 41:10-12, 43:1-4.
- Based on the foregoing, this Court finds that Tai-Su park was informed of the existence of the Korean Counterpart Patent and the '055 Patent.
- Tai-Su Park admitted discussing Professor Lee with Samsung's attorneys before this lawsuit. June 13, 2018 P.M. Trial Tr. 43:13-44:12.

# KAIST Proposed Findings Of Fact Expressly Allege Pre-Design Knowledge

- 47. Professor Lee testified that, in 2002, he told Kinam Kim, the head of Samsung's relevant R&D group at the time, and now the CEO of all Samsung semiconductor business, "to collaborate further in research, and I told him to license the technology." June 11, 2018 P.M. Tr. 97:5-13.
- 48. This testimony is corroborated by Kinam Kim's contemporaneous email to Professor Lee, which refers to "the patent on double gate that you are doing." Dkt. 547-51 (PX2068), at 1. This is a reference to the invention in the '055 Patent. See, e.g., June 11, 2018 P.M. Trial Tr. 97:17-21 (J.H. Lee).

Dkt. 569 (KAIST Proposed Findings of Fact and Law

# KAISTcBroposed Findings Ωf. Fact Expressly. Allege Pre-Design Knowledge

working test chip with the 14 nm bulk FinFET transistor, see FF 61, P&IB (the predecessor of KAIST IP US) notified Samsung that it "would need a license to the '055 Patent." Dkt. 534-1 (Kim Decl.) ¶ 12 ("Prof. Lee did not notify Samsung that he believed Samsung would need a license to the '055 Patent (or the Korean counterpart patent) until 2011, through his licensing partner P&IB."); Dkt. 547-50 (PX1861) (communication regarding need to obtain rights in the '055 Patent sent to Samsung on Nov. 27, 2011).

### Patent Is Valid & Infringed Regardless of PTO Proceedings

"[C]ulpability is generally measured against the knowledge of the actor at the time of the challenged conduct."

Halo Elecs., Inc. v. Pulse Elecs., Inc., 136 S. Ct. 1923, 1933 (2016).

"[A] certificate canceling any claim of the patent finally determined to be unpatentable" will issue only "when the time for appeal has expired or any appeal proceeding has terminated."

35 U.S.C. § 307.

### Case 2:16-cv-01314-JRG Document 665-1 Filed 07/26/19 Page 67 of 68 PageID #: 37189 CONTINUED INTRINGEMENT IS WILLIAM

"The court rejects the contention that the [defendants'] continued infringement is not willful merely because the asserted claims of the patents-in-suit have been rejected in a pending reexamination. Unless and until the jury's verdict is nullified by reversal of this court's judgment on appeal, or the reexamination rejections have become final, the [defendants] are adjudged infringers."

Affinity Labs of Texas, LLC v. BMW N. Am., LLC, 783 F. Supp. 2d 891, 902 (E.D. Tex. 2011)

### Case 2:16-cv-01314-JRG Gocument 665-1, Filed 07/26/19, Page 68 of 68 PageID #: 37190

#### Samsung invalidity argument:

Mizuno and Hieda

#### **CONTRADICTED by:**

Presuit – Samsung asserted Mizuno, Hieda, Inaba during licensing talks with P&IB

Did not show element by element analysis

Juicy Whip, Inc. v. Orange Bang, Inc., 292 F.3d 728, 738 (Fed. Cir. 2002)

And PTAB rejected all four IPR petitions based on Mizuno, Hieda and Inaba because there was *no reasonable likelihood* that Samsung could prevail

Dkts. 79-1, 79-2, 443-1, 443-2

Samsung VP Dong-gun Park acknowledged Prof. Lee was first to develop and invent bulk FinFET

Dkt. 488, June 11, 2018 PM Trial Tr. at 98:25-99:15 (Prof. Lee)